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Abstract 
Here we are using a double gate FinFET and with the help of this device we are able to 
overcome the drawback of the  MOSFET. In  MOSFET we have a higher  drain induced 
barrier lowering (DIBL). And because of short channel effects (SCE) the gate of the device 
loses its control over the channel.  It also had higher threshold voltage.  In this paper, firstly, 
we  are implementing a 32nm gate length FinFET. And the software we are using is   visual 
TCAD.  Here in this paper, we had reported the impact of  doping on 32nm gate length 
FinFET with fin width 22nm. The Id current, i.e. drain current increases when the donor ion 
concentration of source/drain regions increases from 1x10
16
 cm
-3
 to 7x10
20
 cm
-3
. Whereas we 
observed that there is a decrease in drain current when the acceptor ion concentration in the 
channel increases to 7x10
20 
cm
-3
. Secondly, we observed the impact of gate voltage on the 
device. Finally, Id-Vd comparison graph  of varying  gate length from 32nm gate length to 
20nm gate length at the same parameters  (i.e. 32nm, 28nm, 22nm, 20nm) are reported. 
 
Keywords- TCAD, silicon on insulator (SOI), DIBL, Fin field effect transistor (FinFET), 
CMOS. 
 
INTRODUCTION 
Over last many decades, it is accepted that 
silicon-on-insulator (SOI) -based multiple 
gate MOS devices were playing a greater 
role in the semiconductor industry [1].  
According to the  Moore’s Law’s 
statement, the transistor counts double in 
every one and half year, and subsequently  
the overall processing power of an 
integrated circuit doubles every two years 
[1], and with today we are able to place  
billions of transistors on a small chip.  
Many techniques have been developed by 
our manufacturers in order to scale  down 
the size of the microprocessors. These 
technologies are: - CMOS technology, SOI 
technology, multi- gate technology, etc. 
[2].  
 
A  multigate transistor is a MOSFET that 
is  having  more than one gate on  a single 
device and hence from here it derives its 
name multi-gate  transistor. One of the  
example of multi gate devices is FinFETs. 
FinFETs are basically  same as 
conventional MOSFETs. A double gate 
FinFET is one of the  techniques used in 
todays era for scaling down the 
CMOSFETs to deca-nanometer range [1]. 
The  FinFETs are used to overcome the 
issues of MOSFETs. In MOSFET devices, 
as we were scaling down  deeper into 
nanometer side there occurs issues like 
short channel effects (SCE), DIBL, etc. As 
an effect of SCE the  gate started losing its  
controllability over the channel. Hence 
FinFET is used to reduce the effect of such 
issue on the device and helps gate in 
regaining its contralibilty over the channel. 
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It also lowers the DIBL and improves 
threshold voltage [2]. 
 
In double gate FinFET the  gate terminal is 
packed around a thin, undoped Si, called a 
‘fin’; and  therefore from here  the FinFET 
structure gets its name FinFET. The  sides 
of the fin  are covered with oxide. These 
fins help in reducing SCE as with the  use 
of fins the control of the gate over the 
channel increases and thus high switching 
ratios can be obtained [5]. Figure 1 shows 
a basic diagram of   FinFET. 
 
 
Fig 1 Basic diagram of  FinFET [11] 
 
FinFET are manufactured by using very 
thin Si fin and that  are helpful in reducing 
the short channel effect. When compared 
to MOSFETs, FinFET provides better area 
efficiency,  less leakage current and 
provides higher drive current. Multiple 
numbers of fins in FinFET give us larger 
channel width. It is observed that as the 
number of fins in the device increases, the 
current through the device also increases. 
For example, a device having four fins has 
a boost of four times higher current than 
single fin device. 
 
DEVICE FABRICATION  
The FinFET is constructed on a silicon on 
insulator (SOI) wafers. In FinFET fin acts 
as an important measure in reducing the 
SCE and in increasing the device current. 
On the other hand, it also  acts as a channel  
of the device. Whereas the source and 
drain regions  are placed on parallel sides 
of the fin. TCAD software is used for 
semiconductor fabrications and 
semiconductor device operation. The 2D 
double gate n type FinFET  had been 
implemented in in TCAD software is as 
shown in the figure 2. FinFET is fabricated 
on SOI wafer and  the oxide is SiO2, of 
5nm thickness i.e. Hfin=5nm. All the 
analyses had been done  on gate length 
32nm. And secondly, for comparison, we 
have used FinFETs  of gate lengths 32nm, 
28nm, 22nm, 20nm.  
 
For the construction of FinFET we mainly 
used four nitride spacers. These four 
spacers are spacer-1, spacer-2, spacer-3 
and spacer-4 and  it  is used in increasing 
the on state current means it provides  an 
improved  switching ratio. These are used 
as gate insulators in the device and  we are 
using two gate oxide (top oxide/Bottom 
oxide) and it is SiO2 type. Fig. 3 shows the 
material used in  the FinFET device. The 
two gates are  Top gate and bottom gate 
(i.e. T-gate and b-gate) electrodes and they  
are made  of aluminium metal, whereas 
source and drain terminal of the device  
are also made with the same material. We 
provide a  doping of 7x10
20
 cm
-3
 to source 
terminal as well as to drain terminal  and a 
doping of 1x10
16
 cm
-3
 to the substrate or 
acceptor.
 
Table 1 Regions of FinFET with mesh size. 
Region  
 
Material  Mesh size (μm)  
Substrate  
 
Silicon  
 
0.005  
 
Source/Drain  
 
Al  
 
0.001  
 
T gate/ B gate  Al  0.001  
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 Toxide / B oxide  
 
SiO2  
 
0.0005  
 
Spacers(sp1,sp2,sp3,sp4)  Nitride  
 
0.1  
 
 
 
Fig 2. Circuit schematic of 2D FinFET in 
TCAD software. 
 
 The I-V characteristic curves are 
simulated at room temperature (300K). 
 
Fig 3: Material used for fabrication. 
 
SIMULATION AND RESULTS 
For simulation purpose of the device, we 
build a mesh for the device. All the 
simulation is done at room temperature, 
i.e. at 300K. The channel length of the 
device is same as the thickness of the fin. 
The wrap around gate provide electrical 
control over the channel and helps in  
reducing  the leakage current and short-
channel effects. Here the substrate region  
is provided with the varied  doping 
concentration from 1x10
16
/cm
3
 to 
7x10
20
/cm
3  
whereas the source and drain 
regions are doped with donor type 
impurity with the varying  doping 
concentration from1x10
20
/cm
3
 to 
7x10
20
/cm
3
 and the Id- Vd graph is shown 
in figure4, 5. 
 
 
 
 
 
 
Fig 4: Increase in donor concentration 
leads to increase drain current. 
 
 
 
Fig:4 shows that Id-Vd characteristic curve 
when the donor is doped at 7x10
20 
cm
-3 
 
and the acceptor is doped at 1x10
16 
cm
-3
. 
This graph shows the boost in drain 
current with an increase in doping of 
source/drain i.e. donor region. Fig 5 shows 
the Id-Vd characteristic curve for constant 
donor concentration and varying  acceptor 
concentration. The result, we got is more 
drain current at lower acceptor doping 
concentration. 
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Fig 5: Decrease in acceptor or substrate 
concentration results in higher drain 
current 
 
 
Fig 6: Id – Vd characteristics for vaying 
gate  voltages. 
 
Fig. 6 shows the Id-Vd characteristics at 
32nm gate length on different gate 
voltages. We are varying gate voltage from 
from 0.5V to 1.5V. It is observed, we 
obtained higher drain current at 1.5 V.  
 
Id-Vd characteristics for different  doping 
concentrations are shown in fig 7. In fig 7 
it is shown that, if  n-type region, i.e. 
source and drain region or donor region is 
highly doped and  p-type region (substrate) 
is lesser doped then we get higher drain 
current.  
 
 
Fig 7: Id – Vd characteristics for different 
doping concentrations. 
 
 
Fig: 8: Id-Vd Comparison graph of gate 
lengths 20nm,22nm,28nm and  32nm  
Fig 8 shows the comparison graph of n 
FinFET with varying gate length of the 
FinFET from 32nm to 20nm. Here we 
mainly took 32nm,28nm,22nm,20nm gate 
lengths. We observe the drain current of 
20nm gate length FinFET is more as 
compared to all other gate lengths FinFET. 
Hence, it is concluded that as we decrease 
the gate length we get a hike in drain 
current. And this hike is approx 3times i.e. 
we obtained  three times higher drain 
current at 20nm gate length as compared to 
the  32nm gate length and it is an 
advantage of reducing the gate length. 
 
 
Fig 9: Id – Vd comparison characteristics  
of gate voltage 1.5v for gate lengths 20nm, 
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22nm, 28nm, and 32nm gate length n-
FinFET 
 
When  gate voltage is 1.5v and  the drain 
voltage is varied from 0V to1.5V with a 
step of 0.05V, while the  acceptor region is  
doped with 1x10
16
 cm
-3
 and donor  region 
doped with 7x10
20
 cm
-3
 we observed that 
20nm gate length FinFET has a greater 
drain current as compared to all other gate 
lengths FinFET as shown in fig: 9,  which 
is an advantage of using smaller gate 
length FinFET. 
 
CONCLUSION 
Firstly, a 32nm gate length FinFET has 
been fabricated  using the Visual TCAD 
software. It is observed that we obtain a 
higher drain current when S/D is doped at 
7x10
20 
cm
-3
and substrate doped at 1x10
16
 
cm
-3
. Secondly, when we varies the gate 
voltage from 0.5volts to 1.5volts and  we 
get a boost in drain current from 0.5volts 
to 1.5volts. Thirdly, a comparison of drain 
current of various gate lengths, i.e.  20nm, 
22nm, 28nm and 32nm is made and it  is 
observed that there is  hike of three times 
in drain current as we switch from gate 
length 32nm to 20nm. It means as we 
decrease the gate length we get higher 
drain current at lesser voltage.  
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